Publications 2012 Reliability enhancement of event timer calibration by using a dual PLL for the calibrating signal generation

V. Vedins, A. Mezeriņš. “Reliability enhancement of event timer calibration by using a dual PLL for the calibrating signal generation”. Proc. 13th Biennial Baltic Electronics Conference (BEC2012), October 3-5, 2012, Tallin, Estonia, pp.113-114.

Abstract

An approach to calibration of the DSP-based very high precision event timer is considered. A specific calibration signal is synthesized from the master clock signal by employing a dual PLL circuit. Experimental results obtained by testing a particular event timer confirm high reliability of such solution.


pdf