

ASYNCHRONOUS FIR FILTERS: TOWARD A NEW DIGITAL SIGNAL PROCESSING CHAIN

Taha Beyrouthy
Taha.Beyrouthy@imag.fr

Laurent Fesquet
Laurent.Fesquet@imag.fr

June 8th 2010- Riga, Latvia



TIMA Laboratory
46 av. Félix Viallet
38031 Grenoble Cedex, FRANCE

Outline

- Asynchronous logic
- Non uniform sampling
- Asynchronous convolution product
- Asynchronous FIR filter
- Conclusion and prospects




Asynchronous Logic


Why asynchronous logic ?!

- Asynchronous systems are only driven by the signal information
- No global clock
- No activity when no data to compute

→ Low power consumption




Asynchronous Logic – Basics



Handshake communication protocol

5 styles of asynchronous circuits:



- Delay insensitive circuits (DI).
- Quasi Delay insensitive circuits (QDI).
- Speed independent circuit (SI).
- **Micropipeline.**
- Huffman.



Asynchronous Logic – Micropipeline

Asynchronous – Micropipeline circuits :


- Communication between different stages is based on Handshake model.
- Locally: worst case approach.
- Need a local timing assumption.



Asynchronous Logic – Muller gate


C-Element or Muller gate:

Symbol



Truth table

X	Y	Z
0	0	0
0	1	Z ⁻¹
1	0	Z ⁻¹
1	1	1



$$Z = XY + Z(X+Y)$$

Outline


- ✓ Asynchronous logic
- Non uniform sampling
- Asynchronous convolution product
- Asynchronous FIR filter
- Conclusion and prospects




Non-uniforme Sampling

NON-UNIFORME SAMPLING

Non-uniform sampling



Dual



- *Respect the Shannon theorem*
- *Instants exactly known*
- *Information: $T_{\text{sample}}, \{i_k\}$*
- *In an ADC: Amplitude quantization*
- *Many useless samples*

- *“Level-crossing sampling”*
- *Amplitudes exactly known*
- *Information: quantum, $\{dti_k\}$*
- *In an A-ADC: Time quantization*
- *Only useful samples*

Outline


- ✓ Asynchronous logic
- ✓ Non uniform sampling
- Asynchronous convolution product
- Asynchronous FIR filter
- Conclusion and prospects



Async. convolution product
ASYNC. CONVOLUTION PRODUCT

Convolution product – synchronous approach

$$o(n) = \sum_{k=0}^{N-1} h(k)i(n-k)$$



The instants are synchronized

Classical digital convolution product
incompatible with non uniformly sampled signals



Find a digital equation using the information
contained in the time intervals

Convolution product – asynchronous approach

- Asynchronous convolution product:


$$o(t) = \int_{-\infty}^{+\infty} h(\tau) i(t - \tau) d\tau \quad \longrightarrow \quad o(t_n) = \int_{-\infty}^{+\infty} \hat{h}_n(\tau) \hat{i}_n(t_n - \tau) d\tau$$

- Asynchronous convolution algorithm:

$$\begin{cases} o_n = \sum \min(dti_{n-k}, dth_j) i_{n-k} h_j \\ dto_n = dti_n, \end{cases},$$

- if $\min = dti_{n-k}$ then $dth_j = dth_j - dti_{n-k}$;
 $k = k + 1$,
- if $\min = dth_j$ then $dti_{n-k} = dti_{n-k} - dth_j$;
 $j = j + 1$,
- if $\min = dth_j = dti_{n-k}$ then $k = k + 1$; $j = j + 1$.

Convolution product – asynchronous approach



Outline

- ✓ Asynchronous logic
- ✓ Non uniform sampling
- ✓ Asynchronous convolution product
- Asynchronous FIR filter
- Conclusion and prospects




Async. F.I.R. product

Asynchronous F.I.R filter – The architecture


Architecture derived from the asynchronous convolution:

⇒ System triggered on signal events




Asynchronous F.I.R filter – The conv. bloc

Architecture of the convolution product bloc:



Asynchronous F.I.R filter – The test bloc

Architecture of the Test bloc:



Outline

- ✓ Asynchronous logic
- ✓ Non uniform sampling
- ✓ Asynchronous convolution product
- ✓ Asynchronous FIR filter
- Conclusion and prospects



Conclusion & prospects

CONCLUSION & PROSPECTS

Conclusion and prospect

- Conclusion
 - Asynchronous logic is a data driven logic suitable for non-uniform sampling implementation
 - Asynchronous filtering is a more complex algorithm computed on a shorter set of samples
 - We expect to gain at least one or two order of magnitudes
 - This architecture is being implemented on an FPGA board for power measurement
- Prospects
 - Implementation with non uniformly sampled filter response
 - An automatic asynchronous filter generator tool should be developed based on non-uniform sampling



Thank you
Τηγνηκ λον